Applicant : Wolrich, et al.
 Attorney's Docket No.: 10559-127002

 Serial No. : 10/780,330
 Intel Docket No.: P7866C

Filed : 02/17/2004 Page : 2

## Claim Amendments

1-27. (Withdrawn)

28. (Currently Amended) A processor, comprising:
multiple programmable units integrated within the processor; and
logic integrated within the processor to map resources within the multiple
programmable units into a single address space, the logic to provide data access to a
resource within a first of the multiple programmable units to a second one of the multiple
programmable units in response to a data access request of the second one of the
multiple programmable units specifying an address within the single address space,
wherein there is a one-to-one correspondence between respective addresses in the
single address space and respective resources within the multiple programmable units.

- (Currently Amended) The processor of claim 28, wherein the resources within the multiple programmable units comprise registers register locations within the multiple programmable units.
- 30. (Previously Presented) The processor of claim 28, wherein the single address space comprises addresses corresponding to shared resources external to the multiple programmable units.
- 31. (Currently Amended) The processor of claim 30, wherein the shared resources external to the multiple programmable units comprise at least one selected from the following group: a memory internal to the processor, a randomly accessible memory external to the processor, and a Peripheral Component Interconnect (PCI) unit.
- 32. (Previously Presented) The processor of claim 28, wherein the multiple programmable units comprise multiple programmable multi-threaded units.

 Applicant :
 Wolrich, et al.
 Attorney's Docket No.: 10559-127002

 Serial No. :
 10/780,330
 Intel Docket No.: P7866C

Filed : 02/17/2004 Page : 3

 (Original) The processor of claim 28, further comprising an interface to a media access controller (MAC).

- (Currently Amended) The processor of claim 28, wherein the logic comprises logic to receive a command from a programmable processor ether than the multiple programmable units.
- 35. (Currently Amended) The semiconductor chip of claim 34, wherein the programmable processor other than the multiple programmable units comprises a programmable processor integrated within the processor multiple programmable units comprise multiple programmable engines and the programmable processor.

## 36. (Currently Amended) A method, comprising:

mapping an address addresses in a single address space to a resource resources within ene of a set of multiple programmable units integrated within a processor, the single address space including addresses for different ones of the resources in different ones of the multiple programmable units; and

providing data access to a resource within a first of the multiple programmable units to a second one of the multiple programmable units in response to a data access request of the second one of the multiple programmable units specifying an address within the single address space, wherein there is a one-to-one correspondence between respective addresses in the single address space and respective resources within the multiple programmable units

37. (Original) The method of claim 36, further comprising receiving a command specifying the address in the single address space.

 Applicant :
 Wolrich, et al.
 Attorney's Docket No.: 10559-127002

 Serial No. :
 10/780.330
 Intel Docket No.: P7866C

Filed : 02/17/2004 Page : 4

Page : 4

38. (Previously Presented) The method of claim 37, wherein the command comprises one selected from the following group: a read command and a write command

- (Currently Amended) The method of claim 37, wherein the receiving the command comprises receiving the command from a programmable processor ether than one of the multiple programmable units.
- 40. (Currently Amended) The method of claim 39, wherein the programmable processor comprises a programmable processor integrated within the processor; and wherein the multiple programmable units comprise multiple programmable engines and the programmable processor.
- (Currently Amended) The method of claim 36, wherein the resource resources within the one of the set of multiple programmable units comprises at least one register locations within the multiple programmable units.
- 42. (Previously Presented) The method of claim 36, wherein the single address space comprises addresses corresponding to shared resources external to the multiple programmable units.
- 43. (Previously Presented) The method of claim 36, wherein the multiple programmable units comprise multiple programmable multi-threaded units.
  - 44. (Currently Amended) A device, comprising: at least one media access controller (MAC); and
- at least one processor coupled to the at least one media access controller, the processor comprising:

multiple programmable multi-threaded- units; and

Applicant: Wolrich, et al. Attorney's Docket No.: 10559-127002 Serial No.: 107780,330 Intel Docket No.: P7866C

Filed : 02/17/2004 Page : 5

logic to map resources within the multiple <u>programmable</u> units and resources external to the multiple <u>programmable units</u> engines into a single address space, the resources within the multiple <u>programmable units</u> engines comprising registers register locations, the resources external to the multiple <u>programmable</u> units comprising at least one Random Access Memory (RAM) external to the processor, the logic to provide data access to a resource within a first of the multiple programmable units to a second one of the multiple programmable units in response to a data access request of the second one of the multiple programmable units specifying an address within the single address space, wherein there is a one-to-one correspondence between respective addresses in the single address space and respective resources within the multiple programmable units.

45. (Currently Amended) The device of claim 44, wherein the precesser further comprises multiple programmable units comprise multiple programmable units and a programmable processor integrated within the processor, the programmable processor having a different architecture than the multiple programmable units.